

**FIG.** 1




FIG. 2

## 2/9 BUR920030126US1




FIG. 3

3/9 BUR920030126US1

205	EXTERNAL NOISE SUPPRESION REQURIED			<b></b> -			<b></b>		
	VDD RAIL VALUE (V)	5555	2.5 2.5 2.5	15 15 15 15 15	12 12 12 12	12 12 12 12	1.75 1.75 1.75 1.75		
	VSS RAIL VALUE (V)	0.000	0.0	0,0,0,0 0,0,0,0	0.0 0.0 0.0	0.0 0.0 0.0	0.000		
	GND NOISE ISOLATED	·					<b>&gt;&gt;&gt;</b>		
щ	CONTROLLED FROM			WIRE VDD2 WIRE VDD2 WIRE VDD2 WIRE VDD2	WIRE WIRE WIRE WIRE				
NITION FIL	SUPPLY HEADER				<b>&gt;&gt;&gt;</b>				
VOLTAGE DOMAIN DEFINITION FILE	REGULATED SUPPLY			<b>&gt;&gt;&gt;</b>					
TAGE DO	OFF CHIP SUPPLY	<b>&gt;&gt;&gt;&gt;</b>	**		·	<b>&gt;&gt;&gt;</b>	***		
.TOA	FLATTEN LEVEL							WIRE H1 VC REGISTER H1 VC INPUT H1 VC OUTPUT H1 VC	
	VOLTAGE ISLAND			<b>&gt;&gt;&gt;</b>	<b>&gt;&gt;&gt;</b>	<b>&gt;&gt;&gt;</b>	<b>&gt;&gt;&gt;</b>	<b>&gt;&gt;&gt;</b>	
	GLOBAL	<b>&gt;&gt;&gt;</b>	*						
	CONNECTION DECLARATION	WIRE REGISTER INPUT OUTPUT	WIREVDD2 INPUTVDD2 OUTPUTVDD2	WIRE H1 VIA REGISTER H1 VIA INPUT H1 VIA OUTPUT H1 VIA	WIRE H1 VIB REGISTER H1 VIB INPUT H1 VIB OUTPUT H1 VIB	WIRE H1 VIC REGISTER H1 VIC INPUT H1 VIC OUTPUT H1 VIC	WIRE H1 VID REGISTER H1 VID INPUT H1 VID OUTPUT H1 VID	WIRE H1 VIE REGISTER H1 VIE INPUT H1 VIE OUTPUT H1 VIE	

FIG. 4

## 4/9 BUR920030126US1

		DESI	DESIGN CONSTRAINT FILE	INT FILE			210
CONNECTION DECLARATION	VDD NOISE TARGET (mV)	VSS NOISE TARGET (mV)	VDD DROOP TARGET (mV)	VSS DROOP TARGET (mV)	OPERATING FREQUENCY (MHz)	SWITCHING FACTOR %	CLOCK CYCLE OFFSET (%)
WIRE REGISTER INPUT OUTPUT	30000	500 500 500 500 500 500 500 500 500 500	5555 5655 5655 5655 5655 5655 5655 565	5555	8888	ର ଉଦ୍ଭଦ	0000
WIREVDD2 INPUTVDD2 OUTPUTVDD2	400 400 400	300 300 300	200 200 200	200 200 200	944 94	50 50 50	50 50 50
WIRE H1 VIA REGISTER H1 VIA INPUT H1 VIA OUTPUT H1 VIA	0000 0000 0000 0000	କ ବ୍ୟବ	5555	100 100 100 100	091 091 091 091	ଅନ୍ଧର	0000
WIRE H1 VIB REGISTER H1 VIB INPUT H1 VIB OUTPUT H1 VIB	100 100 100	100 100 100 100	200 200 200 200	200 200 200 200	2000	8888	50 50 50
WIRE H1 VIC REGISTER H1 VIC INPUT H1 VIC OUTPUT H1 VIC	100 100 100 100	100 100 100	50 50 50	50 50 50	200 200 200 200	50 50 50	0000
WIRE H1 VID REGISTER H1 VID INPUT H1 VID OUTPUT H1 VID	9999	55 55 50 55	25 25 25	នននន	200 200 200 200	50 50 50 50 50	0000
				$\left. \begin{array}{c} \end{array} \right $			

FIG. 5

## PREFERRED COMPONENTS FILE 215

\*\*SPECIFIC COMPONETS WITHIN\*\*

\*\*THE SYSTEM LIBRARAY TO\*\*

\*\*TARGET FOR USE IN DESIGN\*\*

\*\*ON-CHIP CAPACITORS
CAP1
CAP3
\*\*OFF-CHIP CAPACITORS
DCACAP1
\*\*ON MODULE CAPACITORS
\*NULL ENTRY

\*\*ON CHIP REGULATORS
REG1

\*\*OFF CHIP REGULATORS
\*NULL ENTRY


\*\*HEADERS
VDDHEADER1
VDDHEADER4
VSSHEADER1


\*NOISE FILTERS
NOISEFILTER1

\*OFF-CHIP FILTERS
DCAFFRRITE1

\*\*RESISTORS
RES 3
RES 8
\*\*DCA RESISTORS
NULL ENTRY
\*\*MODULE LEVEL RESISITORS
MODRES1

6/9 BUR920030126US1





8/9 BUR920030126US1

